CNN-Cap: Effective Convolutional Neural Network Based Capacitance Models for Full-Chip Parasitic Extraction
Authors:
- 1 November 2021
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 1-9
Abstract
Accurate capacitance extraction is becoming more important for designing integrated circuits under advanced process technology. The pattern matching based full-chip extraction methodology delivers fast computational speed, but suffers from large error, and tedious efforts on building capacitance models of the increasing structure patterns. In this work, we propose an effective method for building convolutional neural network (CNN) based capacitance models (called CNN-Cap) for two-dimensional (2-D) structures in full-chip capacitance extraction. With a novel grid-based data representation, the proposed method is able to model the pattern with a variable number of conductors, so as to largely reduce the number of patterns. Based on the ability of ResNet architecture on capturing spatial information and the proposed training skills, the obtained CNN-Cap exhibits much better performance over the multilayer perception neural network based capacitance model while being more versatile. Extensive experiments on a 55nm and a 15nm process technologies have demonstrated that the error of total capacitance produced with CNN-Cap is always within 1.3% and the error of produced coupling capacitance is less than 10% in over 99.5% probability. CNN-Cap runs more than 4000X faster than 2-D field solver on a GPU server, while it consumes negligible memory compared to the look-up table based capacitance model.Keywords
All Related Versions
This publication has 18 references indexed in Scilit:
- Deep Residual Learning for Image Recognition2016
- Machine learning based MoM (ML-MoM) for parasitic capacitance extractions2016
- Deep learningNature, 2015
- FreePDK152015
- A Fuzzy-Matching Model With Grid Reduction for Lithography Hotspot DetectionIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2014
- Analysis And Justification Of A Practical 2 L/2-d Capacitance Extraction Methodology2005
- Capacitance Extraction2005
- Improved Boundary Element Method for Fast 3-D Interconnect Resistance ExtractionIEICE Transactions on Electronics, 2005
- A stochastic algorithm for high speed capacitance extraction in integrated circuitsSolid-State Electronics, 1992
- FastCap: a multipole accelerated 3-D capacitance extraction programIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1991