Pipelined recursive modified Euclidean algorithm block for low-complexity, high-speed Reed–Solomon decoder
Authors:
- 18 September 2003
- journal article
- Published by Institution of Engineering and Technology (IET) in Electronics Letters
- Vol. 39 (19) , 1371-1372
Abstract
A novel pipelined recursive modified Euclidean (ME) algorithm block for the low-complexity, high-speed Reed–Solomon (RS) decoder is presented. The deeply pipelined recursive structure enables implementation of a significantly low-complexity ME algorithm block with much improved clock frequency. The low-complexity, high-speed RS decoder using the pipelined recursive ME algorithm block has been implemented in 0.13 µm CMOS technology with a supply voltage of 1.1 V. The results show that it has significantly low hardware complexity and a high data processing rate of 6.16 Gbit/s.Keywords
This publication has 4 references indexed in Scilit:
- High-speed architectures for Reed-Solomon decodersIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2001
- A new scalable VLSI architecture for Reed-Solomon decodersIEEE Journal of Solid-State Circuits, 1999
- On the VLSI design of a pipeline Reed-Solomon decoder using systolic arraysIEEE Transactions on Computers, 1988
- A VLSI Design of a Pipeline Reed-Solomon DecoderIEEE Transactions on Computers, 1985