A high-speed, low-power clock generator for a microprocessor application

This publication has 6 references indexed in Scilit:

• A 320 MHz, 1.5 mW@1.35 V CMOS PLL for microprocessor clock generation
  IEEE Journal of Solid-State Circuits, 1996
• A 2.5 V CMOS delay-locked loop for 18 Mbit, 500 megabyte/s DRAM
  IEEE Journal of Solid-State Circuits, 1994
• A PLL clock generator with 5 to 110 MHz of lock range for microprocessors
  IEEE Journal of Solid-State Circuits, 1992
• Design of PLL-based clock generation circuits
  IEEE Journal of Solid-State Circuits, 1987
• Charge-Pump Phase-Lock Loops
  IEEE Transactions on Communications, 1980
• A low-voltage CMOS bandgap reference
  IEEE Journal of Solid-State Circuits, 1979