A Bandwidth-Aware Authentication Scheme for Packet-Integrity Attack Detection on Trojan Infected NoC
- 1 October 2018
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 201-206
Abstract
Bandwidth is a fundamental issue in the NoC (Network on Chip) design and increasing use of the third-party NoC IPs adds the security as another design concern. The third-party NoC may have hardware Trojans that can break the confidentiality and integrity of the data transferred over the NoC, thereafter exposing the system to varied attacks. Basically, encryption can be applied to protect the data confidentiality; For the data integrity, authentication is often used. A general authentication approach for network communication is using a tag to identify the data; The tag is attached to the data at the source and the data is verified against the tag at the destination. For the effectiveness of the authentication, a large tag size is desired. But large tags, when transferred over the NoC, will consume considerable network bandwidth, potentially conflicting with the system performance requirement. In this paper, we propose a progressive packet data authentication scheme, where a packet is progressively authenticated against a set of small tag segments such that the authentication overhead is low yet the effective tag size is large. The experiments in our case study of 2D mesh NoC demonstrate that our design can achieve savings about 36% on bandwidth and 56% on implementation area cost as compared to the baseline design with the traditional non-progressive authentication scheme.Keywords
This publication has 16 references indexed in Scilit:
- A hardened network-on-chip design using runtime hardware Trojan mitigation methodsIntegration, 2017
- On design vulnerability analysis and trust benchmarks development2013
- Exploiting error control approaches for Hardware Trojans on Network-on-Chip links2013
- A detailed and flexible cycle-accurate Network-on-Chip simulator2013
- A cost-effective tag design for memory data authentication in embedded systems2012
- Block-Level Added Redundancy Explicit Authentication for Parallelized Encryption and Integrity Checking of Processor-Memory Transactions2010
- Security extensions for integrity and confidentiality in embedded processorsMicroprocessors and Microsystems, 2009
- Improving Cost, Performance, and Security of Memory Encryption and AuthenticationACM SIGARCH Computer Architecture News, 2006
- CBC MACs for Arbitrary-Length Messages: The Three-Key Constructions2000
- XOR MACs: New Methods for Message Authentication Using Finite Pseudorandom Functions1995