Diagnosis of interconnect faults in cluster-based FPGA architectures
Authors:
- I. HarrisIHI. Harris
- R. TessierRTR. Tessier
- 8 November 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 472-475
Abstract
No abstract availableKeywords
This publication has 9 references indexed in Scilit:
- Using roving STARs for on-line testing and diagnosis of FPGAs in fault-tolerant applications2003
- SRAM-based FPGA's: testing the LUT/RAM modules2002
- Built-in self-test of FPGA interconnect2002
- Tolerating operational faults in cluster-based FPGAs2000
- Architecture and CAD for Deep-Submicron FPGAS1999
- Testing the interconnect of RAM-based FPGAsIEEE Design & Test of Computers, 1998
- Field-Programmable Gate Arrays1992
- A Practical Approach to Fault Simulation and Test Generation for Bridging FaultsIEEE Transactions on Computers, 1985
- Enhancing Testability of Large-Scale Integrated Circuits via Test Points and Additional LogicIEEE Transactions on Computers, 1973