A 12-bit 20-Msample/s pipelined analog-to-digital converter with nested digital background calibration
Authors:
- P.J. HurstPHP.J. Hurst
- S.H. LewisSLS.H. Lewis
- 25 October 2004
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 39 (11) , 1799-1808
Abstract
A 12-bit 20-Msample/s pipelined analog-to-digital converter (ADC) is calibrated in the background using an algorithmic ADC, which is itself calibrated in the foreground. The overall calibration architecture is nested. The calibration overcomes the circuit nonidealities caused by capacitor mismatch and finite operational amplifier (opamp) gain both in the pipelined ADC and the algorithmic ADC. With a 58-kHz sinusoidal input, test results show that the pipelined ADC achieves a peak signal-to-noise-and-distortion ratio (SNDR) of 70.8 dB, a peak spurious-free dynamic range (SFDR) of 93.3 dB, a total harmonic distortion (THD) of -92.9 dB, and a peak integral nonlinearity (INL) of 0.47 least significant bit (LSB). The total power dissipation is 254 mW from 3.3 V. The active area is 7.5 mm/sup 2/ in 0.35-/spl mu/m CMOS.Keywords
This publication has 32 references indexed in Scilit:
- A 12 b 75 MS/s pipelined ADC using open-loop residue amplification2003
- Digital background calibration of an algorithmic analog-to-digital converter using a simplified queueIEEE Journal of Solid-State Circuits, 2003
- A 12 b 65 MSample/s CMOS ADC with 82 dB SFDR at 120 MHz2002
- A 3.3-V 12-b 50-MS/s A/D converter in 0.6-/spl mu/m CMOS with over 80-dB SFDRIEEE Journal of Solid-State Circuits, 2000
- A 12-b digital-background-calibrated algorithmic ADC with -90-dB THDIEEE Journal of Solid-State Circuits, 1999
- A continuously calibrated 12-b, 10-MS/s, 3.3-V A/D converterIEEE Journal of Solid-State Circuits, 1998
- A 250-mW, 8-b, 52-Msamples/s parallel-pipelined A/D converter with reduced number of amplifiersIEEE Journal of Solid-State Circuits, 1997
- A fully differential comparator using a switched-capacitor differencing circuit with common-mode rejectionIEEE Journal of Solid-State Circuits, 1997
- A power optimized 13-b 5 Msamples/s pipelined analog-to-digital converter in 1.2 μm CMOSIEEE Journal of Solid-State Circuits, 1996
- A 10 b, 20 Msample/s, 35 mW pipeline A/D converterIEEE Journal of Solid-State Circuits, 1995