A 16-Core Processor With Shared-Memory and Message-Passing Communications
Authors:
- 16 October 2013
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Circuits and Systems I: Regular Papers
- Vol. 61 (4) , 1081-1094
Abstract
A 16-core processor with both message-passing and shared-memory inter-core communication mechanisms is implemented in 65 nm CMOS. Message-passing communication is enabled in a 3 × 6 Mesh packet-switched network-on-chip, and shared-memory communication is supported using the shared memory within each cluster. The processor occupies 9.1 mm 2 and operates fully functional at a clock rate of 750 MHz at 1.2 V and maximum 800 MHz at 1.3 V. Each core dissipates 34 mW under typical conditions at 750 MHz and 1.2 V while executing embedded applications such as an LDPC decoder, a 3780-point FFT module, an H.264 decoder and an LTE channel estimator.Keywords
This publication has 27 references indexed in Scilit:
- A 48-Core IA-32 Processor in 45 nm CMOS Using On-Die Message-Passing and DVFS for Performance and Power ScalingIEEE Journal of Solid-State Circuits, 2010
- Massively LDPC Decoding on Multicore ArchitecturesIEEE Transactions on Parallel and Distributed Systems, 2010
- Scaling the bandwidth wall2009
- Parallel LDPC Decoding on the Cell/B.E. Processor2009
- A 167-processor 65 nm computational platform with per-processor dynamic supply voltage and dynamic clock frequency scaling2008
- A wire-delay scalable microprocessor architecture for high performance systems2003
- Merrimac2003
- The Imagine Stream Processor2002
- POWER4 system microarchitectureIBM Journal of Research and Development, 2002
- The MIT Alewife MachineProceedings of the IEEE, 1999