A 0.13-/spl mu/m CMOS serializer for data and trigger optical links in particle physics experiments
Authors:
- 19 July 2004
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Nuclear Science
- Vol. 51 (3) , 836-841
Abstract
A 3.2-Gbit/s serializer prototype has been fabricated in a 0.13-/spl mu/m CMOS technology to demonstrate its applicability within future Large Hadron Collider (LHC) data readout and trigger systems. The IC includes a clock-multiplying phase-locked-loop (PLL), a 50-/spl Omega/ line driver, internal self-testing features, and data pattern generation. The serial output stream is 8 B/10 B encoded for compatibility with commercial receivers. Radiation hardening layout techniques have been adopted, which guarantee radiation tolerant operation inside the innermost LHC detectors over more than 10 yr. This paper describes the circuit architecture and reports on the experimental results. Signal quality (jitter, noise floor, eye opening) and bit-error rate (BER) are measured at different transmission rates using laboratory instrumentation and dedicated test beds.Keywords
This publication has 6 references indexed in Scilit:
- G-link and gigabit Ethernet compliant serializer for LHC data transmission2002
- Radiation tolerant VLSI circuits in standard deep submicron CMOS technologies for the LHC experiments: practical design aspectsIEEE Transactions on Nuclear Science, 1999
- Jitter in ring oscillatorsIEEE Journal of Solid-State Circuits, 1997
- A low jitter 0.3-165 MHz CMOS PLL frequency synthesizer for 3 V/5 V operationIEEE Journal of Solid-State Circuits, 1997
- Low-jitter process-independent DLL and PLL based on self-biased techniquesIEEE Journal of Solid-State Circuits, 1996
- Charge-Pump Phase-Lock LoopsIEEE Transactions on Communications, 1980