Seamlessly fused digital-analogue reconfigurable computing using memristors
Open Access
- 4 June 2018
- journal article
- research article
- Published by Springer Nature in Nature Communications
- Vol. 9 (1) , 1-7
Abstract
As the world enters the age of ubiquitous computing, the need for reconfigurable hardware operating close to the fundamental limits of energy consumption becomes increasingly pressing. Simultaneously, scaling-driven performance improvements within the framework of traditional analogue and digital design become progressively more restricted by fundamental physical constraints. Emerging nanoelectronics technologies bring forth new prospects yet a significant rethink of electronics design is required for realising their full potential. Here we lay the foundations of a design approach that fuses analogue and digital thinking by combining digital electronics with analogue memristive devices for achieving charge-based computation; information processing where every dissipated charge counts. This is realised by introducing memristive devices into standard logic gates, thus rendering them reconfigurable and capable of performing analogue computation at a power cost close to digital. The versatility and benefits of our approach are experimentally showcased through a hardware data clusterer and an analogue NAND gate.Keywords
This publication has 25 references indexed in Scilit:
- Memristive devices for computingNature Nanotechnology, 2012
- Sub-nanosecond switching of a tantalum oxide memristorNanotechnology, 2011
- Neuromorphic Silicon Neuron CircuitsFrontiers in Neuroscience, 2011
- Self-Aligned Memristor Cross-Point Arrays Fabricated with One Nanoimprint Lithography StepNano Letters, 2010
- The missing memristor foundNature, 2008
- Nanoionics-based resistive switching memoriesNature Materials, 2007
- Unsupervised Spike Detection and Sorting with Wavelets and Superparamagnetic ClusteringNeural Computation, 2004
- Hitting the memory wallACM SIGARCH Computer Architecture News, 1995
- A 3.3 V 32 Mb NAND flash memory with incremental step pulse programming schemeIEEE Journal of Solid-State Circuits, 1995
- Matching properties of MOS transistorsIEEE Journal of Solid-State Circuits, 1989