A 9 bit, 1.12 ps Resolution 2.5 b/Stage Pipelined Time-to-Digital Converter in 65 nm CMOS Using Time-Register
Authors:
Top Cited Papers
- 15 January 2014
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 49 (4) , 1007-1016
Abstract
In this paper, a 2.5 b/stage pipelined time-to-digital converter (TDC) is presented. For pipelined operation, a novel time-register is proposed which is capable of storing, adding and subtracting time information with a clock signal. Together with a pulse-train time-amplifier, a 9-bit synchronous pipelined TDC is implemented, which consists of three 2.5 b/stage TDCs and a 3 b delay-line TDC. A prototype chip fabricated in 65 nm CMOS process achieves 1.12 ps of time resolution at 250 MS/s while consuming 15.4 mW. Compared to other high-resolution state-of-the-art TDCs, the proposed pipelined TDC achieves the best figure-of-merit (FoM) without any calibration.Keywords
This publication has 27 references indexed in Scilit:
- A 7 bit, 3.75 ps Resolution Two-Step Time-to-Digital Converter in 65 nm CMOS Using Pulse-Train Time AmplifierIEEE Journal of Solid-State Circuits, 2013
- A 300-MS/s, 1.76-ps-Resolution, 10-b Asynchronous Pipelined Time-to-Digital Converter With on-Chip Digital Background Calibration in 0.13-µm CMOSIEEE Journal of Solid-State Circuits, 2012
- A 1.25 ps Resolution 8b Cyclic TDC in 0.13 $\mu$m CMOSIEEE Journal of Solid-State Circuits, 2011
- A time-domain architecture and design method of high speed A-to-D converters with standard cells2011
- A dither-less all digital PLL for cellular transmitters2011
- A 128-channel, 9ps column-parallel two-stage TDC based on time difference amplification for time-resolved imaging2011
- A/D Conversion Using Asynchronous Delta-Sigma Modulation and Time-to-Digital ConversionIEEE Transactions on Circuits and Systems I: Regular Papers, 2010
- Delay-Line-Based Analog-to-Digital ConvertersIEEE Transactions on Circuits and Systems II: Express Briefs, 2009
- An efficient high-resolution 11-bit noise-shaping multipath gated ring oscillator TDC2008
- A 9 b, 1.25 ps Resolution Coarse–Fine Time-to-Digital Converter in 90 nm CMOS that Amplifies a Time ResidueIEEE Journal of Solid-State Circuits, 2008