A fully digital, energy-efficient, adaptive power-supply regulator
Authors:
- Gu-Yeon WeiGWGu-Yeon Wei
- M. HorowitzMHM. Horowitz
- 1 April 1999
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 34 (4) , 520-528
Abstract
No abstract availableThis publication has 9 references indexed in Scilit:
- A Lean Power Management technique: the lowest power consumption for the given operating speed of LSIs1997
- Processor design for portable systemsJournal of Signal Processing Systems, 1996
- Low Power Digital CMOS Design1995
- Low-power operation using self-timed circuits and adaptive scaling of the supply voltageIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 1994
- Reply to "Comments on the optimum CMOS tapered buffer problem"IEEE Journal of Solid-State Circuits, 1994
- Low-power CMOS digital designIEEE Journal of Solid-State Circuits, 1992
- A voltage reduction technique for digital systems1990
- SPIM: a pipelined 64*64-bit iterative multiplierIEEE Journal of Solid-State Circuits, 1989
- High-frequency high-density converters for distributed power supply systemsProceedings of the IEEE, 1988