Drain Extended Tunnel FET—A Novel Power Transistor for RF and Switching Applications
- 28 December 2016
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Electron Devices
- Vol. 64 (2) , 481-487
Abstract
For the first time, a novel drain-extended tunnel FET (DeTFET) device is disclosed in this paper, while addressing the need for high-voltage/high-power devices for system-on-chip and automotive applications in beyond FinFET technology nodes. Operation of the proposed DeTFET device is presented with physics of band-to-band tunneling and associated carrier injection. Device's intrinsic (dc/switching), analog, and RF performance is compared with the state-of-the-art drain-extended nMOS (DeNMOS) device. The proposed device for 11 V breakdown voltage offers $15\times $ better subthreshold slope, $8\times $ lower off-state leakage, $2\times $ higher ON current, and absence of channel length modulation and drain induced barrier lowering, while keeping $2.5\times $ lower threshold voltage. This results into significantly better ON resistance for a range of gate voltages, higher transconductance, orders of magnitude higher intrinsic transistor gain, and better RF characteristics, when compared with the DeNMOS device. Finally, device design guidelines are presented and scalability, without affecting breakdown voltage, of the proposed device is compared with the DeNMOS device.
Keywords
Funding Information
- IMPRINT Program of the Government of India
This publication has 18 references indexed in Scilit:
- Introduction of SiGe/Si heterojunction into novel multilayer tunnel FinFETJapanese Journal of Applied Physics, 2016
- Performance trade-offs in FinFET and gate-all-around device architectures for 7nm-node and beyond2015
- Fin Enabled Area Scaled Tunnel FETIEEE Transactions on Electron Devices, 2015
- High voltage I/O FinFET device optimization for 16nm system-on-a-chip (SoC) technology2015
- Designing with FinFET technology2015
- Sub-10 nm FinFETs and Tunnel-FETs: From Devices to Systems2015
- Challenges of analog and I/O scaling in 10nm SoC technology and beyond2014
- Tensile strained Ge tunnel field-effect transistors: k · p material modeling and numerical device simulationJournal of Applied Physics, 2014
- Sub 0.5 V Operation of Performance Driven Mobile Systems Based on Area Scaled Tunnel FET DevicesIEEE Transactions on Electron Devices, 2013
- A Tunnel FET for $V_{DD}$ Scaling Below 0.6 V With a CMOS-Comparable PerformanceIEEE Transactions on Electron Devices, 2011