SD-MAC: Design and Synthesis of a Hardware-Efficient Collision-Free QoS-Aware MAC Protocol for Wireless Network-on-Chip
Authors:
Top Cited Papers
- 30 May 2008
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computers
- Vol. 57 (9) , 1230-1245
Abstract
To bridge the widening gap between computation requirements and communication efficiency faced by gigascale heterogeneous SoCs in the upcoming ubiquitous era, a new on-chip communication system, dubbed Wireless Network-on-Chip (WNoC), is introduced by using the recently developed CMOS UWB wireless interconnection technology. In this paper, a synchronous and distributed medium access control (SD-MAC) protocol is designed and implemented. Tailored for WNoC, SD-MAC employs a binary countdown approach to resolve channel contention between RF nodes. The receiver_select_sender mechanism and hidden terminal elimination scheme are proposed to increase the throughput and channel utilization of the system. Our simulation study shows the promising performance of SD-MAC in terms of throughput, latency, and network utilization. We further propose a QoS-aware SD-MAC to ensure the serviceability of the entire system and to improve the bandwidth utilization. As a major component of simple and compact RF node design, a MAC unit implements the proposed SD-MAC that guarantees correct operation of synchronized frames while keeping overhead low. The synthesis results demonstrate several attractive features such as high speed, low power consumption, nice scalability and low area cost.Keywords
This publication has 32 references indexed in Scilit:
- Polaris: A System-Level Roadmapping Toolchain for On-Chip Interconnection NetworksIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2007
- A Power and Energy Exploration of Network-on-Chip Architectures2007
- System-Level Buffer Allocation for Application-Specific Networks-on-Chip Router DesignIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2006
- Æthereal Network on Chip:Concepts, Architectures, and ImplementationsIEEE Design & Test of Computers, 2005
- A Router Architecture for Connection-Oriented Service Guarantees in the MANGO Clockless Network-on-Chip2005
- Network-on-chip architectures and design methodsIEE Proceedings - Computers and Digital Techniques, 2005
- SPIN: a scalable, packet switched, on-chip micro-network2003
- Networks on chips: a new SoC paradigmComputer, 2002
- Interconnect opportunities for gigascale integrationIBM Journal of Research and Development, 2002
- Route packets, net wires2001