Two-stage ΔΣ ADC with noise-coupled VCO-based quantizer
- 1 May 2015
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- No. 02714302,p. 305-308
Abstract
This paper presents a noise-coupled VCO-based two-stage delta-sigma ADC, which achieves third-order noise-shaping with only one active integrator. Noise-coupling technique is applied to VCO-based quantizer to get second-order noise-shaping, used as a second stage in two-stage delta-sigma ADC to overcome the nonlinearity of the VCO. The first stage is a first-order delta-sigma modulator with a three-bit quantizer. To verify the idea, the proposed architecture has been analyzed and simulated.Keywords
This publication has 5 references indexed in Scilit:
- Sigma-Delta Modulators: Tutorial Overview, Design Guide, and State-of-the-Art SurveyIEEE Transactions on Circuits and Systems I: Regular Papers, 2010
- A 78 dB SNDR 87 mW 20 MHz Bandwidth Continuous-Time $\Delta\Sigma$ ADC With VCO-Based Integrator and Quantizer Implemented in 0.13 $\mu$m CMOSIEEE Journal of Solid-State Circuits, 2009
- An 8.1 mW, 82 dB Delta-Sigma ADC With 1.9 MHz BW and $-$98 dB THDIEEE Journal of Solid-State Circuits, 2009
- A 12-Bit, 10-MHz Bandwidth, Continuous-Time $\Sigma\Delta$ ADC With a 5-Bit, 950-MS/s VCO-Based QuantizerIEEE Journal of Solid-State Circuits, 2008
- Noise-Coupled Multi-Cell Delta-Sigma ADCs2007