Split-Radix Based Compact Hardware Architecture for CRYSTALS-Kyber
- 27 September 2023
- journal article
- research article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computers
- Vol. 73 (1) , 97-108
Abstract
Facing the threat of large-scale quantum computers to traditional public-key cryptography, the National Institute of Standards and Technology has conducted Post-Quantum Cryptography algorithms evaluation for a long time, and CRYSTALS-Kyber has been selected to enter the standardization process. In the previous literature, hardware designs can significantly improve the performance of CRYSTALS-Kyber, and the most time-consuming operations are Number Theoretic Transform (NTT) and point-wise multiplication (PWM). However, the split-radix algorithm, which has a lower theoretical complexity in the FFT, has rarely been studied in the NTT. In this paper, we studied whether there are advantages of introducing split-radix algorithms into the NTT defined by CRYSTALS-Kyber and detailed derived the split-radix algorithms for the forward and inverse NTT without pre- or post-processing. By further optimizing the split-radix algorithm for the forward NTT, one of the three modular multipliers in the $\boldsymbol{L}$ -shaped butterfly unit is replaced by shifting-and-addition, which will reduce the hardware resource consumption. Besides, we proposed a recombined formula for PWM, which reduces the capacity of the intermediate data RAM for PWM by 25%. Together with the proposed hardware scheduling method, the above algorithms can improve performance and save hardware resources.
Keywords
Funding Information
- National Natural Science Foundation of China (61974083)
This publication has 20 references indexed in Scilit:
- High-Speed Hardware Architectures and FPGA Benchmarking of CRYSTALS-Kyber, NTRU, and SaberIEEE Transactions on Computers, 2022
- KaLi: A Crystal for Post-Quantum Security Using Kyber and DilithiumIEEE Transactions on Circuits and Systems I: Regular Papers, 2022
- Instruction-Set Accelerated Implementation of CRYSTALS-KyberIEEE Transactions on Circuits and Systems I: Regular Papers, 2021
- An Efficient Implementation of KYBERIEEE Transactions on Circuits and Systems II: Express Briefs, 2021
- High-Speed NTT-based Polynomial Multiplication Accelerator for Post-Quantum Cryptography2021
- NTTU: An Area-Efficient Low-Power NTT-Uncoupled Architecture for NTT-Based MultiplicationIEEE Transactions on Computers, 2019
- Memory-Efficient High-Speed Implementation of Kyber on Cortex-M42019
- Accelerating an FHE Integer Multiplier Using Negative Wrapped Convolution and Ping-Pong FFTIEEE Transactions on Circuits and Systems II: Express Briefs, 2018
- High-Performance Ideal Lattice-Based Cryptography on 8-Bit ATxmega Microcontrollers2015
- High-Speed Polynomial Multiplication Architecture for Ring-LWE and SHE CryptosystemsIEEE Transactions on Circuits and Systems I: Regular Papers, 2014