Interfacial Layer Engineering to Enhance Noise Immunity of FeFETs for IMC Applications
- 21 September 2022
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 8-11
Abstract
This article reports an improvement in the low- frequency noise characteristics in hafnium oxide-based (HfO 2 ) ferroelectric field-effect transistors (FeFET) by interfacial layer (IL) engineering. FeFET devices with silicon dioxide (SiO 2 ) and silicon oxynitride (SiON) as IL were fabricated and characterised. FeFETs with SiON interfaces demonstrated an excellent improvement in variation, and low-frequency noise characteristics. The wider memory window for operation in FeFETs with SiON IL also allows for a higher noise tolerance during the inference operation. Finally, the evaluation of system performance by neuromorphic simulation shows that FeFET with SiON IL are highly immune to noise degradation and endurance, without retention penalty.Keywords
All Related Versions
This publication has 20 references indexed in Scilit:
- Alleviation of Charge Trapping and Flicker Noise in HfZrO2-Based Ferroelectric Capacitors by Thermal Engineering2021
- Ferroelectric Field Effect Transistors as a Synapse for Neuromorphic ApplicationIEEE Transactions on Electron Devices, 2021
- Uniform Crystal Formation and Electrical Variability Reduction in Hafnium-Oxide-Based Ferroelectric Memory by Thermal EngineeringACS Applied Electronic Materials, 2021
- Charge Pumping and Flicker Noise-based Defect Characterization in Ferroelectric FETs2020
- FeFET: A versatile CMOS compatible device with game-changing potential2020
- High Endurance Ferroelectric Hafnium Oxide-Based FeFET Memory Without Retention PenaltyIEEE Transactions on Electron Devices, 2018
- Ferroelectric FET analog synapse for acceleration of deep neural network training2017
- Deep learningNature, 2015
- Low-Frequency Noise In Advanced Mos Devices2007
- On the flicker noise in submicron silicon MOSFETsSolid-State Electronics, 1999