Understanding barrier engineered charge-trapping NAND flash devices with and without high-K dielectric
- 1 April 2009
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE) in 2009 IEEE International Reliability Physics Symposium
- No. 15417026,p. 874-882
Abstract
Barrier engineered charge-trapping NAND flash (BE-CTNF) devices are extensively examined by theoretical modeling and experimental validation. A general analytical tunneling current equation for multi-layer barrier is derived using WKB approximation. The rigorously derived analytical form is valid for both electron and hole tunneling, as well as for any barrier composition. With this, the time evolution (Vt-time) of any BE-CTNF device during programming/erasing can be accurately simulated. The model is validated by experimental results from bandgap-engineered SONOS (BE-SONOS) and various structures using Al2O3 top-capping layer. Using this model, various structures of BE-CTNF with high-K tunneling or blocking dielectric are investigated. Furthermore, the low-field tunneling current for various structures are simulated, providing theoretical foundations for retention and read disturb optimization.Keywords
This publication has 10 references indexed in Scilit:
- A Study of Gate-Sensing and Channel-Sensing (GSCS) Transient Analysis Method—Part I: Fundamental Theory and Applications to Study of the Trapped Charge Vertical Location and Capture Efficiency of SONOS-Type DevicesIEEE Transactions on Electron Devices, 2008
- A Study of Gate-Sensing and Channel-Sensing (GSCS) Transient Analysis Method Part II: Study of the Intra-Nitride Behaviors and Reliability of SONOS-Type DevicesIEEE Transactions on Electron Devices, 2008
- A Novel Gate-Sensing and Channel-Sensing Transient Analysis Method for Real-Time Monitoring of Charge Vertical Location in Sonos-Type Devices and its Applications in Reliability Studies2007
- Study of Local Trapping and STI Edge Effects on Charge-Trapping NAND Flash2007
- MA BE-SONOS: A Bandgap Engineered SONOS using Metal Gate and Al2O3 Blocking Layer to Overcome Erase Saturation2007
- Reliability Model of Bandgap Engineered SONOS (BE-SONOS)2006
- VARIOT: a novel multilayer tunnel barrier concept for low-voltage nonvolatile memory devicesIEEE Electron Device Letters, 2003
- Transient conduction in multidielectric silicon–oxide–nitride–oxide semiconductor structuresJournal of Applied Physics, 2001
- Band offsets of wide-band-gap oxides and implications for future electronic devicesJournal of Vacuum Science & Technology B: Microelectronics and Nanometer Structures Processing, Measurement, and Phenomena, 2000
- Layered tunnel barriers for nonvolatile memory devicesApplied Physics Letters, 1998