Characterization and modeling of stacked MIM on‐chip capacitors with high‐capacitance density up to 20 GHz frequency region
Authors:
- 13 March 2009
- journal article
- research article
- Published by Wiley in Microwave and Optical Technology Letters
- Vol. 51 (5) , 1235-1238
Abstract
In this article, double‐stacked and triple‐stacked metal‐insulator‐metal (MIM) capacitors fabricated in 0.18 μm CMOS process are reported. These provide high‐capacitance density of 2 fF/μm2 and 3.2 fF/μm2 and excellent dc and RF characteristics, respectively. The lumped circuit model of the stacked MIM capacitors is presented for high‐frequency applications up to 20 GHz. The stacked MIM capacitors offer a reduced chip area for a given capacitance value and are expected to be a viable choice for integration of RF/mixed‐mode circuits in a single chip. © 2009 Wiley Periodicals, Inc. Microwave Opt Technol Lett 51: 1235–1238, 2009; Published online in Wiley InterScience (www.interscience.wiley.com). DOI 10.1002/mop.24305Keywords
Funding Information
- Pusan National University research grant
This publication has 4 references indexed in Scilit:
- Characterization and Comparison of Single and Stacked MIMC in Copper Interconnect Process for Mixed-Mode and RF ApplicationsIEEE Electron Device Letters, 2004
- Simple Wide-Band Metal-Insulator-Metal (MIM) Capacitor Model for RF Applications and Effect of Substrate Grounded ShieldsJapanese Journal of Applied Physics, 2004
- A study of MIMIM on-chip capacitor using Cu/SiO2 interconnect technologyIEEE Microwave and Wireless Components Letters, 2002
- Capacity limits and matching properties of integrated capacitorsIEEE Journal of Solid-State Circuits, 2002