A Short Survey at the Intersection of Reliability and Security in Processor Architecture Designs
- 1 July 2018
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 118-123
Abstract
Over the next decade, processor design will encounter a number of challenges. The ongoing miniaturization of semiconductor manufacturing technologies that has enabled the integration of hundreds to thousands of processing cores on a single chip is pushing the limits of physical laws. The fabrication process has also grown more complex and globalized with widespread use of third-party IPs (intellectual properties). This development ecosystem has complicated the security and trust view of processors. Some of the pressing processor architecture design questions are: (1) how to use reconfiguration and redundancy to improve reliability without introducing additional and potentially insecure system states, (2) what analytical models lend themselves best to the joint implementation of reliability and security in these systems, and (3) how to optimally and securely share resources and data among processing elements with high degree of reliability. In this work, we present and discuss (1) principal reliability approaches - error correction code, modular redundancy, (2) processor architecture specific reliability, (3) major secure processor architectures. We also highlight key features of a small representative class of the secure and reliable architectures.Keywords
This publication has 15 references indexed in Scilit:
- Coded computation over heterogeneous clusters2017
- Hermes: Secure heterogeneous multicore architecture design2017
- Non-orthogonal multiple access for 5G: solutions, challenges, opportunities, and future research trendsIEEE Communications Magazine, 2015
- Heterogeneous Multicore SoC With SiP for Secure Multimedia ApplicationsIEEE Journal of Solid-State Circuits, 2009
- Low Power and Reliable Interconnection with Self-Corrected Green Coding Scheme for Network-on-Chip2008
- The Soft Error Problem: An Architectural Perspective2005
- AEGIS: A single-chip secure processorInformation Security Technical Report, 2005
- Incorporating error detection and online reconfiguration into a regular architecture for the advanced encryption standard2005
- Characterizing the effects of transient faults on a high-performance processor pipeline2004
- A parity code based fault detection for an implementation of the Advanced Encryption Standard2002