A Practical Implementation of the Ternary Logic Using Memristors and MOSFETs
Authors:
- 1 May 2021
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 183-188
Abstract
Due to the impotent forecasts of binary systems, ternary systems are regaining attention. Among many ternary devices, a passive device called memristor that is based on resistance switching is considered a good candidate when integrated with MOSFETs. Therefore, in this paper, we design ternary logic based on memristors and MOSFETs. We highlight the design issues that should be resolved (e.g., signal distortion and high static current) and present practical solutions. To the best of the authors' knowledge, we present 15 novel ternary logic cells and circuitry that include the design of the first balanced ternary full adder (TFA). By our TFA, we visualize that it is possible to design the most practical ternary circuits using memristors and MOSFETs. Our TFA uses 97 transistors and 87 memristors, which is the most reasonable TFA design that has the highest potential to be implemented in the near future.Keywords
Funding Information
- National Research Foundation of Korea(NRF) funded by Ministry of Science and ICT (2020M3H2A1078045)
This publication has 12 references indexed in Scilit:
- A Logic Synthesis Methodology for Low-Power Ternary Logic CircuitsIEEE Transactions on Circuits and Systems I: Regular Papers, 2020
- Research progress on solutions to the sneak path issue in memristor crossbar arraysNanoscale Advances, 2020
- Design and Implementation of Ternary Logic Integrated Circuits by Using Novel Two-Dimensional MaterialsApplied Sciences, 2019
- Tunnelling-based ternary metal–oxide–semiconductor technologyNature Electronics, 2019
- Roadmap evolution: from NTRS to ITRS, from ITRS 2.0 to IRDS2017
- Memristor based unbalanced ternary logic gatesAnalog Integrated Circuits and Signal Processing, 2016
- A ferroelectric memristorNature Materials, 2012
- Design and Implementation of a Low Power Ternary Full AdderVLSI Design, 1996
- Design and implementation of three-valued logic systems with M.O.S. integrated circuitsIEE Proceedings G (Electronic Circuits and Systems), 1980
- Several-valued combinational switching circuitsTransactions of the American Institute of Electrical Engineers, Part I: Communication and Electronics, 1956