A digital calibration technique for wide-band CT MASH ΣΔ ADCs with relaxed filter requirements
Authors:
- 1 May 2016
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 1486-1489
Abstract
This paper proposes a simple digital automatic calibration method for wide-band continuous-time (CT) MASH ΣΔ ADCs. The main contribution of this method is the calibration of the errors due to the limited DC gain and 2nd pole of the loop filter integrators. The digital noise cancellation filters are calibrated by successive estimation of the DC gains and the 2nd pole, and updating the coefficients of the FIR filters. Extensive system-level and transistor-level simulations demonstrate the effectiveness and robustness of the proposed method. For an exemplary MASH ΣΔ ADC with BW of 600 MHz and SQNR of 75 dB, it can relax the DC gain requirement by 15 dB, and the 2nd pole requirement by three time, making it an enabling technique for power-efficient GHz-range ΣΔ ADC applications.Keywords
This publication has 3 references indexed in Scilit:
- On the design of high-performance wide-band continuous-time sigma-delta converters using numerical optimizationIEEE Transactions on Circuits and Systems I: Regular Papers, 2006
- A case study on a 2-1-1 cascaded continuous-time sigma-delta ModulatorIEEE Transactions on Circuits and Systems I: Regular Papers, 2005
- A cascaded continuous-time /spl Sigma//spl Delta/ Modulator with 67-dB dynamic range in 10-MHz bandwidthIEEE Journal of Solid-State Circuits, 2004