A reconfigurable and compact hardware architecture of CLEFIA block cipher with multi-configuration

This publication has 5 references indexed in Scilit:

• High throughput and area‐efficient FPGA implementation of AES for high‐traffic applications
  IET Computers & Digital Techniques, 2020
• A GALS design based on multi-frequency clocking for digital switching noise reduction
  Integration, 2019
• IoT: Internet of Threats? A Survey of Practical Security Vulnerabilities in Real IoT Devices
  IEEE Internet of Things Journal, 2019
• Fault Diagnosis Schemes for Low-Energy Block Cipher Midori Benchmarked on FPGA
  IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2016
• Efficient Fault Diagnosis Schemes for Reliable Lightweight Cryptographic ISO/IEC Standard CLEFIA Benchmarked on ASIC and FPGA
  IEEE Transactions on Industrial Electronics, 2012