FPGA implementation and performance evaluation of a high throughput crypto coprocessor

This publication has 23 references indexed in Scilit:

• Design of a parallel AES for graphics hardware using the CUDA framework
  2009
• FPGA Implementation(s) of a Scalable Encryption Algorithm
  IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2008
• Area-throughput trade-offs for fully pipelined 30 to 70 Gbits/s AES processors
  IEEE Transactions on Computers, 2006
• A 3.84 gbits/s AES crypto coprocessor with modes of operation in a 0.18-μm CMOS technology
  2005
• Architectural design features of a programmable high throughput AES coprocessor
  2004
• A fully pipelined memoryless 17.8 Gbps AES-128 encryptor
  2003
• Hardware/compiler codevelopment for an embedded media processor
  Proceedings of the IEEE, 2001
• High Performance Single-Chip FPGA Rijndael Algorithm Implementations
  2001
• The future of wires
  Proceedings of the IEEE, 2001
• Low-power CMOS digital design
  IEEE Journal of Solid-State Circuits, 1992