How to Break Secure Boot on FPGA SoCs Through Malicious Hardware
Authors:
- 25 August 2017
- book chapter
- Published by Springer Nature
- p. 425-442
Abstract
No abstract availableKeywords
This publication has 9 references indexed in Scilit:
- Compromising FPGA SoCs using malicious hardware blocks2017
- A2: Analog Malicious Hardware2016
- Hardware-assisted Memory Tracing on New SoCs Embedding FPGA Fabrics2015
- SecBus, a Software/Hardware Architecture for Securing External Memories2014
- Hardware trojan design and detection2013
- Security enhancements for FPGA-based MPSoCs: A boot-to-runtime protection flow for an embedded Linux-based system2012
- Hardware Trojans in Wireless Cryptographic ICsIEEE Design & Test of Computers, 2010
- Trojan Side-Channels: Lightweight Hardware Trojans through Side-Channel Engineering2009
- SECA2005