Evaluation of the raw microprocessor: an exposed-wire-delay architecture for ILP and streams
Authors:
- M.B. TaylorMTM.B. Taylor
- W. LeeWLW. Lee
- J. MillerJMJ. Miller
- D. WentzlaffDWD. Wentzlaff
- I. BrattIBI. Bratt
- B. GreenwaldBGB. Greenwald
- H. HoffmannHHH. Hoffmann
- P. JohnsonPJP. Johnson
- J. KimJKJ. Kim
- J. PsotaJPJ. Psota
- A. SarafASA. Saraf
- N. ShnidmanNSN. Shnidman
- 13 November 2004
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 2-13
Abstract
No abstract availableThis publication has 24 references indexed in Scilit:
- A design space evaluation of grid processor architectures2005
- The J-machine Multicomputer: An Architectural Evaluation2005
- The vector-thread architecture2004
- Convergent scheduling2003
- A performance analysis of PIM, stream processing, and tiled processing on memory-intensive signal processing kernels2003
- Space-time scheduling of instruction-level parallelism on a raw machine1998
- Multiscalar processors1998
- Will physical scalability sabotage performance gains?Computer, 1997
- NuMesh: An architecture optimized for scheduled communicationThe Journal of Supercomputing, 1996
- The Stanford Dash multiprocessorComputer, 1992