A Design of Low-Power 10-bit 1-MS/s Asynchronous SAR ADC for DSRC Application
Open Access
- 6 July 2020
- journal article
- research article
- Published by MDPI AG in Electronics
- Vol. 9 (7) , 1100
Abstract
A design of low-power 10-bit 1 MS/s asynchronous successive approximation register analog-to-digital converter (SAR ADC) is presented in this paper. To improve the linearity of the digital-to-analog converter (DAC) and energy efficiency, a common mode-based monotonic charge recovery (CMMC) switching technique is proposed. The proposed switching technique consumes only 63.75 CVREF2 switching energy, which is far less as compared to the conventional switching technique without dividing or adding additional switches. In addition, bootstrap switching is implemented to ensure enhanced linearity. To reduce the power consumption from the comparator, a dynamic latch comparator with a self-comparator clock generation circuit is implemented. The proposed prototype of the SAR ADC is implemented in a 55 nm CMOS (complementary metal-oxide-semiconductor) process. The proposed architecture achieves a figure of merit (FOM) of 17.4 fJ/conversion, signal-to-noise distortion ratio (SNDR) of 60.39 dB, and an effective number of bits (ENOB) of 9.74 bits with a sampling rate of 1 MS/s at measurement levels. The implemented SAR ADC consumes 14.8 µW power at 1 V power supply.Keywords
This publication has 24 references indexed in Scilit:
- Ultra‐low power comparator with dynamic offset cancellation for SAR ADCElectronics Letters, 2017
- A Power-Efficient Mixed-Signal Smart ADC Design With Adaptive Resolution and Variable Sampling Rate for Low-Power ApplicationsIEEE Sensors Journal, 2017
- A 10-bit 10 MS/s SAR ADC with the reduced capacitance DAC2016
- 98.8% switching energy reduction in SAR ADC for bioelectronics applicationElectronics Letters, 2015
- A 0.8-V, 1-MS/s, 10-bit SAR ADC for Multi-Channel Neural RecordingIEEE Transactions on Circuits and Systems I: Regular Papers, 2014
- V CM ‐based monotonic capacitor switching scheme for SAR ADCElectronics Letters, 2013
- Low-energy and area-efficient tri-level switching scheme for SAR ADCElectronics Letters, 2012
- A 5.8 GHz Integrated CMOS Dedicated Short Range Communication Transceiver for the Korea/Japan Electronic Toll Collection SystemIEEE Transactions on Microwave Theory and Techniques, 2010
- A 10-bit 100-MS/s Reference-Free SAR ADC in 90 nm CMOSIEEE Journal of Solid-State Circuits, 2010
- A 10-bit 50-MS/s SAR ADC With a Monotonic Capacitor Switching ProcedureIEEE Journal of Solid-State Circuits, 2010