A 30.6-41.5uW 10-bit Column Parallel Single-Slope ADC with Minimum Voltage Feedback for CMOS Image Sensors
Authors:
- 11 November 2022
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 115-118
Abstract
A low power column parallel single-slope (SS) ADC with minimum voltage feedback (MVF) for CMOS image sensors is proposed. It utilizes a minimum voltage feedback approach and a dynamic bias structure to reduce the useless power consumption after the ramp signal passes the minimum voltage of a row. A 10-bit SS ADC with MVF was designed in a 180nm CMOS process. The simulated DNL and INL of the ADC are +0.124/-0.126 LSB and +0.1/-0.104 LSB, respectively. The SNDR is 61.29dB, the SFDR is 77.24dB and the ENOB is 9.89bit. The column power consumption of the ADC is 30.6-41.5uW at the frequency of 50 MHz and the power supply of 3.3V/1.8V. The column parallel comparator and the ramp generator using this technology in the ADC can reduce power consumption by up to 53.2% and 57.0%, respectively. The power consumption of the added MVF circuit is only 0.16uW/column.Keywords
This publication has 10 references indexed in Scilit:
- A 12-Bit Two-Step Single-Slope ADC With a Constant Input-Common-Mode Level Resistor Ramp GeneratorIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2022
- 7.6 A High-Speed Back-Illuminated Stacked CMOS Image Sensor with Column-Parallel kT/C-Cancelling S&H and Delta-Sigma ADC2021
- A 63.2μW 11-Bit Column Parallel Single-Slope ADC with Power Supply Noise Suppression for CMOS Image Sensors2020
- Single-Slope Look-Ahead Ramp ADC for CMOS Image SensorsIEEE Transactions on Circuits and Systems I: Regular Papers, 2020
- A Single Slope ADC With Row-Wise Noise Reduction Technique for CMOS Image SensorIEEE Transactions on Circuits and Systems I: Regular Papers, 2020
- The Invention of CMOS Image Sensors: A Camera in Every Pocket2020
- A 640 $\times$ 640 Fully Dynamic CMOS Image Sensor for Always-On OperationIEEE Journal of Solid-State Circuits, 2019
- A New Figure of Merit Equation for Analog-to-Digital Converters in CMOS Image Sensors2018
- Image sensor/digital logic 3D stacked module featuring inductive coupling channels for high speed/low-noise image transfer2015
- Multi-input voltage-mode min-max circuit2010