A 4-fJ/Spike Artificial Neuron in 65 nm CMOS Technology
Top Cited Papers
Open Access
- 15 March 2017
- journal article
- research article
- Published by Frontiers Media SA in Frontiers in Neuroscience
- Vol. 11, 123
Abstract
As Moore’s law reaches its end, traditional computing technology based on the Von Neumann architecture is facing fundamental limits. Among them is poor energy efficiency. This situation motivates the investigation of different processing information paradigms, such as the use of spiking neural networks, which also introduce cognitive characteristics. As applications at very high scale are addressed, the energy dissipation needs to be minimized. This effort starts from the neuron cell. In this context, this paper presents the design of an original artificial neuron, in standard 65nm CMOS technology with optimized energy efficiency. The neuron circuit response is designed as an approximation of the Morris-Lecar theoretical model. In order to implement the non-linear gating variables, which control the ionic channel currents, transistors operating in deep subthreshold are employed. Two different circuit variants describing the neuron model equations have been developed. The first one features spike characteristics, which correlate well with a biological neuron model. The second one is a simplification of the first, designed to exhibit higher spiking frequencies, targeting large scale bio-inspired information processing applications. The most important feature of the fabricated circuits is the energy efficiency of a few femtojoules per spike, which improves prior state-of-the-art by two to three orders of magnitude. This performance is achieved by minimizing two key parameters: the supply voltage and the related membrane capacitance. Meanwhile, the obtained standby power at a resting output does not exceed tens of picowatts. The two variants were sized to 200µm2 and 35µm2 with the latter reaching a spiking output frequency of 26kHz. This performance level could address various contexts, such as highly integrated neuro-processors for robotics, neuroscience or medical applications.Keywords
This publication has 37 references indexed in Scilit:
- Spiking Deep Convolutional Neural Networks for Energy-Efficient Object RecognitionInternational Journal of Computer Vision, 2014
- Energy-Efficient Neuron, Synapse and STDP Integrated CircuitsIEEE Transactions on Biomedical Circuits and Systems, 2012
- Nullcline-Based Design of a Silicon NeuronIEEE Transactions on Circuits and Systems I: Regular Papers, 2010
- Understanding DC Behavior of Subthreshold CMOS Logic Through Closed-Form AnalysisIEEE Transactions on Circuits and Systems I: Regular Papers, 2010
- The cat is out of the bag2009
- Membrane Capacitance Measurements Revisited: Dependence of Capacitance Value on Measurement Method in Nonisopotential NeuronsJournal of Neurophysiology, 2009
- A bio-physically inspired silicon neuronIEEE Transactions on Circuits and Systems I: Regular Papers, 2005
- An Energy Budget for Signaling in the Grey Matter of the BrainJournal of Cerebral Blood Flow & Metabolism, 2001
- Membrane Capacitance of Cortical Neurons and Glia During Sleep Oscillations and Spike-Wave SeizuresJournal of Neurophysiology, 1999
- Synaptic Modifications in Cultured Hippocampal Neurons: Dependence on Spike Timing, Synaptic Strength, and Postsynaptic Cell TypeThe Journal of Neuroscience, 1998