A methodology for designing efficient on-chip interconnects on well-behaved communication patterns
Authors:
- Wai Hong HoWHWai Hong Ho
- T.M. PinkstonTPT.M. Pinkston
- 27 August 2003
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 377-388
Abstract
No abstract availableThis publication has 12 references indexed in Scilit:
- Routing permutations with link-disjoint and node-disjoint paths in a class of self-routable networks2003
- The effects of network contention on processor allocation strategies2002
- Reconfigurable computingACM Computing Surveys, 2002
- Characterization of Deadlocks in Irregular NetworksJournal of Parallel and Distributed Computing, 2002
- Efficient permutation instructions for fast software cryptographyIEEE Micro, 2001
- Route packets, net wires2001
- Design issues for core-based optoelectronic chips: a case study of the WARRP network routerIEEE Journal of Selected Topics in Quantum Electronics, 1999
- MOGAC: a multiobjective genetic algorithm for hardware-software cosynthesis of distributed embedded systemsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1998
- Hardware-software co-design of embedded systemsProceedings of the IEEE, 1994
- Flexibility of interconnection structures for field-programmable gate arraysIEEE Journal of Solid-State Circuits, 1991