Evaluating performance of prefetching second level caches
Open Access
- 1 May 1993
- journal article
- Published by Association for Computing Machinery (ACM) in ACM SIGMETRICS Performance Evaluation Review
- Vol. 20 (4) , 31-42
Abstract
Due to the increasing disparity between processor and main memory system cycle times, many computer systems are now incorporating two levels fo cache memory. Several studies have been done on the design and performance of second level caches, including [3] and [20]. It certainly can and has been shown that the addition of a second level of cache enhances the performance of many systems.Keywords
This publication has 9 references indexed in Scilit:
- Performance degradation due to multiprogramming and system overheads in real workloads1990
- Improving direct-mapped cache performance by the addition of a small fully-associative cache and prefetch buffers1990
- The performance impact of block sizes and fetch strategies1990
- Trace-driven simulations for a two-level cache design in open bus systems1990
- A case for direct-mapped cachesComputer, 1988
- Performance trade-offs for microprocessor cache memoriesIEEE Micro, 1988
- Line (Block) Size Choice for CPU Cache MemoriesIEEE Transactions on Computers, 1987
- Cache MemoriesACM Computing Surveys, 1982
- Sequential Program Prefetching in Memory HierarchiesComputer, 1978