Evaluation of the Huffman Encoding for Memory Optimization on Hardware Network Intrusion Detection
Authors:
- Eder FreireEFEder Freire
- Leizer SchnitmanLSLeizer Schnitman
- Wagner OliveiraWOWagner Oliveira
- Angelo DuarteADAngelo Duarte
- 1 November 2013
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 131-136
Abstract
The design of specialized hardware for Network Intrusion Detection has been subject of intense research over the last decade due to its considerably higher performance compared to software implementations. In this context, one of the limiting factors is the finite amount of memory resources versus the increasing number of threat patterns to be analyzed. This paper proposes an architecture based on the Huffman algorithm for encoding, storage and decoding of these patterns in order to optimize such resources. We have made tests with simulation and synthesis in FPGA of rule subsets of the Snort software, and analysis indicate a saving of up to 73 percent of the embedded memory resources of the chip.Keywords
This publication has 7 references indexed in Scilit:
- Embedded Memories for Nano-Scale VLSIs2009
- A Memory-Efficient FPGA-based Classification Engine2008
- Efficient Huffman Decoding with Table Lookup2007
- Memory-efficient content filtering hardware for high-speed intrusion detection systems2007
- Efficient packet classification for network intrusion detection using FPGA2005
- Fast, Large-Scale String Match for a 10Gbps FPGA-Based Network Intrusion Detection System2003
- A Method for the Construction of Minimum-Redundancy CodesProceedings of the IRE, 1952