A semidigital dual delay-locked loop
Authors:
- S. SidiropoulosSSS. Sidiropoulos
- M.A. HorowitzMHM.A. Horowitz
- 1 January 1997
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 32 (11) , 1683-1692
Abstract
No abstract availableThis publication has 5 references indexed in Scilit:
- Low-jitter process-independent DLL and PLL based on self-biased techniquesIEEE Journal of Solid-State Circuits, 1996
- A 2.5 V CMOS delay-locked loop for 18 Mbit, 500 megabyte/s DRAMIEEE Journal of Solid-State Circuits, 1994
- Precise delay generation using coupled oscillatorsIEEE Journal of Solid-State Circuits, 1993
- PLL design for a 500 MB/s interface1993
- A variable delay line PLL for CPU-coprocessor synchronizationIEEE Journal of Solid-State Circuits, 1988