Ultra-low-power signaling challenges for subthreshold global interconnects
Authors:
- 28 September 2011
- journal article
- Published by Elsevier in Integration
- Vol. 45 (2) , 186-196
Abstract
No abstract availableKeywords
This publication has 20 references indexed in Scilit:
- Flexible Circuits and Architectures for Ultralow PowerProceedings of the IEEE, 2010
- Low-Power Programmable FPGA Routing CircuitryIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2009
- A High-Speed Variation-Tolerant Interconnect Technique for Sub-Threshold Circuits Using Capacitive BoostingIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2008
- Oxide Thickness Optimization for Digital Subthreshold OperationIEEE Transactions on Electron Devices, 2008
- Low-power design techniques for scaled technologiesIntegration, 2006
- Low Power Repeaters Driving RLC Interconnects with Delay and Bandwidth Constraints2005
- Circuit and microarchitectural techniques for reducing cache leakage powerIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2004
- Robust subthreshold logic for ultra-low power operationIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2001
- Effects of inductance on the propagation delay and repeater insertion in VLSI circuitsIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2000
- CMOS analog integrated circuits based on weak inversion operationsIEEE Journal of Solid-State Circuits, 1977