Characteristic trapping lifetime and capacitance-voltage measurements of GaAs metal-oxide-semiconductor structures
Authors:
- 24 September 2007
- journal article
- conference paper
- Published by AIP Publishing in Applied Physics Letters
- Vol. 91 (13) , 133510
Abstract
The authors show the implications that the free carrier trapping lifetime has on the capacitance-voltage characterization method applied to metal-oxide-semiconductor (MOS) structures. It is shown that, whereas the characterization method for deducing interface state densities works well for Si, the generally used frequency range of is much less adapted to GaAs MOS structures. Only interface trapping states in very small portions of the GaAs bandgap are measured with this frequency range, and mainly the very important midgap region is not properly probed. Performing an additional measurement at on GaAs MOS structures eliminates this problem.
Keywords
This publication has 5 references indexed in Scilit:
- Methodology for Development of High-κ Stacked Gate Dielectrics on III–V Semiconductors2006
- New interface state density extraction method applicable to peaked and high-density distributions for Ge MOSFET developmentIEEE Electron Device Letters, 2006
- Benchmarking Nanotechnology for High-Performance and Low-Power Logic Transistor ApplicationsIEEE Transactions on Nanotechnology, 2005
- Materials Fundamentals of Gate Dielectrics2005
- Statistics of the Recombinations of Holes and ElectronsPhysical Review B, 1952