The use of stabilized CMOS delay lines for the digitization of short time intervals
Authors:
- T.E. RahkonenTRT.E. Rahkonen
- J.T. KostamovaaraJKJ.T. Kostamovaara
- 1 January 1993
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 28 (8) , 887-894
Abstract
No abstract availableThis publication has 9 references indexed in Scilit:
- A CMOS four-channel*1K time memory LSI with 1-ns/b resolutionIEEE Journal of Solid-State Circuits, 1992
- A 3-ns range, 8-ps resolution, timing generator LSI utilizing Si bipolar gate arrayIEEE Journal of Solid-State Circuits, 1991
- Time interval measurements using time-to-voltage conversion with built-in dual-slope A/D conversion1991
- The use of stabilized CMOS delay lines in the digitization of short time intervals1991
- A 30-MHz hybrid analog/digital clock recovery circuit in 2- mu m CMOSIEEE Journal of Solid-State Circuits, 1990
- Matching properties of MOS transistorsIEEE Journal of Solid-State Circuits, 1989
- Digitally controlled oscillatorIEEE Journal of Solid-State Circuits, 1989
- A variable delay line PLL for CPU-coprocessor synchronizationIEEE Journal of Solid-State Circuits, 1988
- Review of Sub-Nanosecond Time-Interval MeasurementsIEEE Transactions on Nuclear Science, 1973