A 0.65-to-10.5 Gb/s Reference-Less CDR With Asynchronous Baud-Rate Sampling for Frequency Acquisition and Adaptive Equalization
Authors:
- 1 February 2016
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Circuits and Systems I: Regular Papers
- Vol. 63 (2) , 276-287
Abstract
This paper presents a continuous-rate reference-less clock and data recovery (CDR) circuit with an asynchronous baud-rate sampling to achieve an adaptive equalization as well as a data rate acquisition. The proposed scheme also enables the use of a successive approximation register (SAR) based approach in the frequency acquisition and results in a fast coarse lock process. The CDR guarantees a robust operation of a fine locking even in the presence of large input data jitter due to the adaptive equalization and a jitter-tolerable rotation frequency detector (RFD) that eliminates a dead-zone problem with a simple circuitry. The fabricated CDR in 65 nm CMOS shows a wide lock range of 0.65-to-10.5 Gb/s at a bit error rate (BER) of $10^{-12}$ . The CDR consumes 26 mW from a single supply voltage of 1 V at 10 Gb/s including the power consumption for equalizer. By an adaptive current bias control, the power consumption is also linearly scaled down with the data rate, exhibiting a slope of about 2 mW decrease per Gb/s.Keywords
Funding Information
- Institute for Information & communications Technology Promotion (R0101-15-244)
- Korean Government (MSIP)
This publication has 15 references indexed in Scilit:
- An 8.5–11.5-Gbps SONET Transceiver With Referenceless Frequency AcquisitionIEEE Journal of Solid-State Circuits, 2013
- A 20-Gb/s Full-Rate Linear Clock and Data Recovery Circuit With Automatic Frequency AcquisitionIEEE Journal of Solid-State Circuits, 2009
- 0.622-8.0 Gbps 150 mW serial IO macrocell with fully flexible preemphasis and equalization2004
- A 4-gb/s CMOS clock and data recovery circuit using 1 = 8 -rate clock techniqueIEEE Journal of Solid-State Circuits, 2003
- A 10-Gb/s CMOS clock and data recovery circuit with a half-rate binary phase/frequency detectorIEEE Journal of Solid-State Circuits, 2003
- Adaptive bandwidth DLLs and PLLs using regulated supply CMOS buffers2002
- A Si bipolar phase and frequency detector IC for clock extraction up to 8 Gb/sIEEE Journal of Solid-State Circuits, 1992
- Properties of Frequency Difference DetectorsIEEE Transactions on Communications, 1985
- Frequency Detectors for PLL Acquisition in Timing and Carrier RecoveryIEEE Transactions on Communications, 1979
- Clock recovery from random binary signalsElectronics Letters, 1975