Strategies for lot acceptance testing using CMOS transistors and ICs

Authors:
  • JSJ.R. Schwank
    J.R. Schwank
  • FSF.W. Sexton
    F.W. Sexton
  • DFD.M. Fleetwood
    D.M. Fleetwood
  • MSM.R. Shaneyfelt
    M.R. Shaneyfelt
  • KHK.L. Hughes
    K.L. Hughes
  • MRM.S. Rodgers
    M.S. Rodgers

Abstract
No abstract available

This publication has 22 references indexed in Scilit: