High-rate Viterbi processor: a systolic array solution

This publication has 19 references indexed in Scilit:

• A 100 Mbit/s Viterbi decoder chip: novel architecture and its realization
  1990
• Parallel Viterbi algorithm implementation: breaking the ACS-bottleneck
  IEEE Transactions on Communications, 1989
• Pipeline interleaving and parallelism in recursive digital filters. I. Pipelining using scattered look-ahead and decomposition
  IEEE Transactions on Acoustics, Speech, and Signal Processing, 1989
• Parallel processing for Viterbi algorithm
  Electronics Letters, 1988
• Locally connected VLSI architectures for the Viterbi algorithm
  IEEE Journal on Selected Areas in Communications, 1988
• Regular iterative algorithms and their implementation on processor arrays
  Proceedings of the IEEE, 1988
• Viterbi Detection of Class IV Partial Response on a Magnetic Recording Channel
  IEEE Transactions on Communications, 1986
• Why systolic architectures?
  Computer, 1982
• The viterbi algorithm
  Proceedings of the IEEE, 1973
• A Note on a Generalization of Boolean Matrix Theory
  The American Mathematical Monthly, 1961