A Linear Multi-Mode CMOS Power Amplifier With Discrete Resizing and Concurrent Power Combining Structure
Authors:
- 5 April 2011
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 46 (5) , 1034-1048
Abstract
Efficiency degradation effects of power combining transformers with partially disabled inputs are quantitatively analyzed. To improve efficiencies in lower-power modes of a multi-mode class-AB power amplifier (PA), a discrete resizing technique is introduced in combination with a parallel-combining transformer (PCT). The two-stage PA implemented in a 0.18-μm CMOS technology also includes varactor-based tunable matching circuits. The design method involves parallel-combining of two power stages, each of which are divided into three sub-cells to facilitate discrete resizing. The parallel-combining of concurrently resized power cells minimizes undesired power loss through the transformer and helps the PA to utilize the transformer efficiency maximally independent of the number of combining cells. When operating in the high-power mode, the PA exhibits a peak output power of 31 dBm with a PAE of 34.8%. Power back-offs are realized by discretely turning off parallel sub-amplifier cells concurrently, achieving output power levels of 26 dBm and 22.3 dBm with respective PAE of 22.5% and 15%. The EVM has been measured with IEEE 802.11g WLAN and 802.16e WiMAX modulated signals in three operation modes. In the high-power mode, the PA dissipates 590 mA from a 3.3 V supply.Keywords
This publication has 15 references indexed in Scilit:
- A Linear Multi-Mode CMOS Power Amplifier With Discrete Resizing and Concurrent Power Combining StructureIEEE Journal of Solid-State Circuits, 2011
- A 90-nm CMOS Power Amplifier for 802.16e (WiMAX) ApplicationsIEEE Transactions on Microwave Theory and Techniques, 2010
- A Fully Integrated Dual-Mode Highly Linear 2.4 GHz CMOS Power Amplifier for 4G WiMax ApplicationsIEEE Journal of Solid-State Circuits, 2009
- A 5.8 GHz 1 V Linear Power Amplifier Using a Novel On-Chip Transformer Power Combiner in Standard 90 nm CMOSIEEE Journal of Solid-State Circuits, 2008
- Power-Combining Transformer Techniques for Fully-Integrated CMOS Power AmplifiersIEEE Journal of Solid-State Circuits, 2008
- Fully Integrated CMOS Power Amplifier With Efficiency Enhancement at Power Back-OffIEEE Journal of Solid-State Circuits, 2008
- A 1.75-GHz polar modulated CMOS RF power amplifier for GSM-EDGEIEEE Journal of Solid-State Circuits, 2005
- A 1-V CMOS power amplifier for bluetooth applicationsIEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 2003
- Efficiency improvement techniques at low power levels for linear CDMA and WCDMA power amplifiers2003
- Monolithic transformers for silicon RF IC designIEEE Journal of Solid-State Circuits, 2000