A Fast-Transient-Response Fully-Integrated Digital LDO With Adaptive Current Step Size Control
- 26 June 2019
- journal article
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Circuits and Systems I: Regular Papers
- Vol. 66 (9) , 3610-3619
Abstract
A 0.6-V 100-mA fully-integrated digital low-dropout regulator (DLDO) with adaptive current step size control is presented in this paper. By dividing the main power PMOSs into ten blocks with different unit-cell sizes, the proposed DLDO can turn-on/-off small power PMOSs in light load and large ones in heavy load conditions. High regulation accuracy in a wide load range and fast transient response are hence achieved. In addition, an auxiliary power MOS block, which consists of both PMOS and NMOS transistors, is adopted to eliminate the limit cycle oscillation (LCO) in light load condition and to further accelerate the response speed. The proposed DLDO is fabricated in a 65-nm low-power CMOS technology with an active area of 0.17 mm² including an on-chip output capacitor of 1nF. The measured undershoot and overshoot voltages are only 53 and 37 mV, respectively, when the load current changes between 0 and 100 mA. The quiescent current is 34.6 μA, while the maximum current efficiency is 99.96%.Keywords
Funding Information
- National Natural Science Foundation of China (61604067)
- SZSTI (JCYJ20170817112233337, KQJSCX20180319114406851)
- Research Committee of the University of Macau (MYRG2018-00102-AMSV)
This publication has 18 references indexed in Scilit:
- A Fully Integrated Digital LDO With Built-In Adaptive Sampling and Active Voltage Positioning Using a Beat-Frequency QuantizerIEEE Journal of Solid-State Circuits, 2018
- A Successive Approximation Recursive Digital Low-Dropout Voltage Regulator With PD Compensation and Sub-LSB Duty ControlIEEE Journal of Solid-State Circuits, 2017
- A 0.45-to-1.2-V Fully Digital Low-Dropout Voltage Regulator With Fast-Transient Controller for Near/Subthreshold CircuitsIEEE Transactions on Power Electronics, 2015
- Enabling Wide Autonomous DVFS in a 22 nm Graphics Execution Core Using a Digitally Controlled Fully Integrated Voltage RegulatorIEEE Journal of Solid-State Circuits, 2015
- A 28 nm DSP Powered by an On-Chip LDO for High-Performance and Energy-Efficient Mobile ApplicationsIEEE Journal of Solid-State Circuits, 2014
- A 32 nm Embedded, Fully-Digital, Phase-Locked Low Dropout Regulator for Fine Grained Power Management in Digital CircuitsIEEE Journal of Solid-State Circuits, 2014
- A Low Quiescent Current Asynchronous Digital-LDO With PLL-Modulated Fast-DVS Power Management in 40 nm SoC for MIPS Performance ImprovementIEEE Journal of Solid-State Circuits, 2013
- Systematic Design of Supply Regulated LC-Tank Voltage-Controlled OscillatorsIEEE Transactions on Circuits and Systems I: Regular Papers, 2008
- A Highly Integrated Power Management IC for Advanced Mobile ApplicationsIEEE Journal of Solid-State Circuits, 2007
- A capacitor-free cmos low-dropout regulator with damping-factor-control frequency compensationIEEE Journal of Solid-State Circuits, 2003