Simulation and Synthesis of SHA-256 Using Verilog HDL for Blockchain Applications
- 22 June 2023
- book chapter
- Published by Springer Nature
- p. 463-477
Abstract
No abstract availableKeywords
This publication has 12 references indexed in Scilit:
- Acceleration of the Secure Hash Algorithm-256 (SHA-256) on an FPGA-CPU Cluster Using OpenCL2021
- HW/SW Architecture Exploration for an Efficient Implementation of the Secure Hash Algorithm SHA-256Journal of Communications Software and Systems, 2021
- Low power and area SHA-256 hardware accelerator on Virtex-7 FPGA2020
- A High-Throughput Hardware Implementation of SHA-256 Algorithm2020
- FPGA-based implementation of the SHA-256 hash algorithm2020
- Performance of Hash Algorithms on GPUs for Use in Blockchain2019
- FPGA based architecture for securing IoT with blockchain2019
- A High-Performance Parallel Computation Hardware Architecture in ASIC of SHA-256 Hash2019
- Design of high-throughput SHA-256 hash function based on FPGA2017
- Technological solutions for throughput improvement of a Secure Hash Algorithm-256 engine2017