Design and analysis of ultra high-speed low-power double tail dynamic comparator using charge sharing scheme

This publication has 18 references indexed in Scilit:

• Excess power elimination in high-resolution dynamic comparators
  Microelectronics Journal, 2017
• An energy-efficient high-speed CMOS hybrid comparator with reduced delay time in 40-nm CMOS process
  Analog Integrated Circuits and Signal Processing, 2016
• High-speed low-power comparator for analog to digital converters
  AEU - International Journal of Electronics and Communications, 2016
• Low‐power technique for dynamic comparators
  Electronics Letters, 2016
• A low-power low-offset dynamic comparator for analog to digital converters
  Microelectronics Journal, 2014
• A Low-Power High-Precision Comparator With Time-Domain Bulk-Tuned Offset Cancellation
  IEEE Transactions on Circuits and Systems I: Regular Papers, 2013
• A 0.5 V high-speed comparator with rail-to-rail input range
  Analog Integrated Circuits and Signal Processing, 2012
• Yield and speed optimization of a latch-type voltage sense amplifier
  IEEE Journal of Solid-State Circuits, 2004
• Offset compensation in comparators with minimum input-referred supply noise
  IEEE Journal of Solid-State Circuits, 2004
• 1-bit quantiser with rail to rail input range for sub-1 V ΔΣ modulators
  Electronics Letters, 2003