A 2.5 nJ/bit 0.65 V Pulsed UWB Receiver in 90 nm CMOS
Authors:
- Anantha P. ChandrakasanACAnantha P. Chandrakasan
- 27 November 2007
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 42 (12) , 2851-2859
Abstract
A noncoherent 0-16.7 Mb/s ultra-wideband (UWB) receiver using 3-5 GHz subbanded pulse-position modulation (PPM) signaling is implemented in a 90 nm CMOS process. The RF and mixed-signal baseband circuits operate at 0.65 V and 0.5 V, respectively. Using duty-cycling, adjustable bandpass filters, and a relative-compare baseband, the receiver achieves 2.5 nJ/bit at 10-3 BER with -99 dBm best case sensitivity at 100 kb/s. The energy efficiency is maintained across three orders of magnitude in data rate. For data rates less than 10 kb/s, leakage power dominates energy/bit.Keywords
This publication has 17 references indexed in Scilit:
- An Energy Efficient OOK Transceiver for Wireless Sensor Networks2006
- An ultra-low power injection locked transmitter for wireless sensor networks2006
- Low-power low-noise highly ESD robust LNA, and VCO design using above-IC inductors2006
- A CMOS 5-GHz micro-power LNA2005
- 2.4-GHz receiver for sensor applicationsIEEE Journal of Solid-State Circuits, 2005
- A fully monolithic 260-/spl mu/W, 1-GHz subthreshold low noise amplifierIEEE Microwave and Wireless Components Letters, 2005
- A 5 GHz fully integrated ESD-protected low-noise amplifier in 90 nm RF CMOS2004
- Low-power 5 GHz LNA and VCO in 90 nm RF CMOS2004
- A low-power CMOS super-regenerative receiver at 1 GHzIEEE Journal of Solid-State Circuits, 2001
- An ultralow-power UHF transceiver integrated in a standard digital CMOS process: architecture and receiverIEEE Journal of Solid-State Circuits, 2001