Timing Analysis for TDMA Arbitration in Resource Sharing Systems
Authors:
- Andreas SchranzhoferASAndreas Schranzhofer
- Jian-Jia ChenJCJian-Jia Chen
- Lothar ThieleLTLothar Thiele
- 1 April 2010
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- No. 15453421,p. 215-224
Abstract
Modern computing systems have adopted multicore architectures and multiprocessor systems on chip (MPSoCs) for accommodating the increasing demand on computation power. However, performance boosting is constrained by shared resources, such as buses, main memory, DMA, etc.This paper analyzes the worst-case completion (response) time for real-time tasks when time division multiple access (TDMA) policies are applied for resource arbitration.Real-time tasks execute periodically on a processing element and are constituted by sequential superblocks. A superblock is characterized by its accesses to a shared resource and its computation time. We explore three models of accessing shared resources: (1)dedicated access model, in which accesses happen only at the beginning and the end of a superblock, (2) general access model, in which accesses could happen anytime during the execution of a superblock, and (3) hybrid access model, which combines the dedicated and general access models. We present a framework to analyze the worst-case completion time of real-time tasks (superblocks) under these three access models, for a given TDMA arbiter. We compare the timing analysis of the three proposed models for a real-world application.Keywords
This publication has 14 references indexed in Scilit:
- Impact of Peripheral-Processor Interference on WCET Analysis of Real-Time Embedded SystemsIEEE Transactions on Computers, 2009
- Memory Hierarchies, Pipelines, and Buses for Future Architectures in Time-Critical Embedded SystemsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2009
- Time and memory tradeoffs in the implementation of AUTOSAR components2009
- Reliable performance analysis of a multicore multithreaded system-on-chip2008
- WCET Analysis for Multi-Core Processors with Shared L2 Instruction Caches2008
- Bus Access Optimization for Predictable Implementation of Real-Time Applications on Multiprocessor Systems-on-Chip2007
- Integrated analysis of communicating tasks in MPSoCs2006
- Fast and Precise WCET Prediction by Separated Cache and Path AnalysesReal-Time Systems, 2000
- Scheduling Multiple Variable-Speed MachinesOperations Research, 1994
- Bounds on Multiprocessing Timing AnomaliesSIAM Journal on Applied Mathematics, 1969