Low-overhead inverted LUT design for bounded DNN activation functions on floating-point vector ALUs

This publication has 31 references indexed in Scilit:

• Accelerating Recurrent Neural Networks: A Memory-Efficient Approach
  IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2017
• Neural network based ECG anomaly detection on FPGA and trade-off analysis
  2017
• From high-level deep neural models to FPGAs
  2016
• EIE
  ACM SIGARCH Computer Architecture News, 2016
• High throughput floating point exponential function implemented in FPGA
  2015
• Going deeper with convolutions
  2015
• A 6.2-GFlops Floating-Point Multiply-Accumulator With Conditional Normalization
  IEEE Journal of Solid-State Circuits, 2006
• BLEU
  2001
• Accelerating pipelined integer and floating-point accumulations in configurable hardware with delayed addition techniques
  IEEE Transactions on Computers, 2000
• Object recognition from local scale-invariant features
  1999