A Unified WCET Analysis Framework for Multi-core Platforms
Authors:
- Sudipta ChattopadhyaySCSudipta Chattopadhyay
- Chong Lee KeeCKChong Lee Kee
- Abhik RoychoudhuryARAbhik Roychoudhury
- Timon KelterTKTimon Kelter
- Peter MarwedelPMPeter Marwedel
- Heiko FalkHFHeiko Falk
- 1 April 2012
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- No. 15453421,p. 99-108
Abstract
With the advent of multi-core architectures, worst case execution time (WCET) analysis has become an increasingly difficult problem. In this paper, we propose a unified WCET analysis framework for multi-core processors featuring both shared cache and shared bus. Compared to other previous works, our work differs by modeling the interaction of shared cache and shared bus with other basic micro-architectural components (e.g. pipeline and branch predictor). In addition, our framework does not assume a timing anomaly free multi-core architecture for computing the WCET. A detailed experiment methodology suggests that we can obtain reasonably tight WCET estimates in a wide range of benchmark programs.Keywords
This publication has 15 references indexed in Scilit:
- A Unified WCET Analysis Framework for Multi-core Platforms2012
- Bus-Aware Multicore WCET Analysis through TDMA Offset Bounds2011
- Hardware support for WCET analysis of hard real-time multicore systems2009
- WCET Analysis for Multi-Core Processors with Shared L2 Instruction Caches2008
- Chronos: A timing analyzer for embedded softwareScience of Computer Programming, 2007
- Modeling out-of-order processors for WCET analysisReal-Time Systems, 2006
- Modeling Control Speculation for Timing AnalysisReal-Time Systems, 2005
- Timing anomalies in dynamically scheduled microprocessors2003
- SimpleScalar: an infrastructure for computer system modelingComputer, 2002
- Performance estimation of embedded software with instruction cache modelingACM Transactions on Design Automation of Electronic Systems, 1999