24.5 A Twin-8T SRAM Computation-In-Memory Macro for Multiple-Bit CNN-Based Machine Learning
Authors:
Top Cited Papers
- 1 February 2019
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 396-398
Abstract
Computation-in-memory (CIM) is a promising avenue to improve the energy efficiency of multiply-and-accumulate (MAC) operations in AI chips. Multi-bit CNNs are required for high-inference accuracy in many applications [1-5]. There are challenges and tradeoffs for SRAM-based CIM: (1) tradeoffs between signal margin, cell stability and area overhead; (2) the high-weighted bit process variation dominates the end-result error rate; (3) trade-off between input bandwidth, speed and area. Previous SRAM CIM macros were limited to binary MAC operations for fully connected networks [1], or they used CIM for multiplication [2] or weight-combination operations [3] with additional large-area near-memory computing (NMC) logic for summation or MAC operations.Keywords
This publication has 5 references indexed in Scilit:
- QUEST: A 7.49TOPS multi-purpose log-quantized DNN inference engine stacked on 96MB 3D SRAM using inductive-coupling technology in 40nm CMOS2018
- A 42pJ/decision 3.12TOPS/W robust in-memory machine learning classifier with on-chip training2018
- A 65nm 4Kb algorithm-dependent computing-in-memory SRAM unit-macro with 2.3ns and 55.8TOPS/W fully parallel product-sum operation for binary DNN edge processors2018
- Conv-RAM: An energy-efficient SRAM with embedded convolution computation for low-power CNN-based machine learning applications2018
- In-Memory Computation of a Machine-Learning Classifier in a Standard 6T SRAM ArrayIEEE Journal of Solid-State Circuits, 2017