A 0.83-pJ/b 20-Gb/s/Pin Single-Ended Transceiver With AC/DC-Coupled Pre-Emphasis FFE and Edge-Dependent Phase-Modulation DFE for Low-Power Memory Controllers
- 22 November 2023
- journal article
- research article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Circuits and Systems I: Regular Papers
- Vol. 71 (2) , 560-572
Abstract
This article presents an energy-efficient single-ended transceiver featuring the proposed AC/DC-coupled pre-emphasis feed-forward equalizer (PE-FFE) and edge-dependent phase-modulation decision feedback equalizer (PM-DFE) for low-power memory controllers. Specifically: 1) on the transmitter (Tx) side, an AC/DC-coupled PE-FFE is implemented in a ground-terminated Tx to minimize the equalization (EQ) power and maximize the output swing; 2) on the receiver (Rx) side, an edge-dependent PM-DFE operating on the full-swing signal edges is proposed for time-domain EQ, which improves sampling margin and reduces the linear EQ requirement as well as the power consumption. The design, fabricated in 22-nm CMOS, achieves a data rate of 20 Gb/s/pin with a 41 mV increase in the Tx output eye height and a 0.12 UI increase in the Rx sampling margin over a channel with a 10.3 dB loss. Measurement results reveal an energy efficiency of 0.45 pJ/b and 0.38 pJ/b for the Tx and the Rx, respectively, and a figure-of-merit of 0.081 pJ/b/dB (Tx $+$ Rx).Keywords
Funding Information
- National Key Technologies Research and Development Program of China (2019YFB2204603)
- National Natural Science Foundation of China (62122051)
This publication has 32 references indexed in Scilit:
- An FFE Transmitter Which Automatically and Adaptively Relaxes Impedance MatchingIEEE Journal of Solid-State Circuits, 2018
- An 8-Gb 12-Gb/s/pin GDDR5X DRAM for Cost-Effective High-Performance ApplicationsIEEE Journal of Solid-State Circuits, 2017
- A 1-V 10-Gb/s/pin Single-Ended Transceiver With Controllable Active-Inductor-Based Driver and Adaptively Calibrated Cascaded-Equalizer for Post-LPDDR4 InterfacesIEEE Transactions on Circuits and Systems I: Regular Papers, 2017
- Statistical Analysis for Pattern-Dependent Simultaneous Switching Outputs (SSO) of Parallel Single-Ended BuffersIEEE Transactions on Circuits and Systems I: Regular Papers, 2016
- A 3.8 mW/Gbps Quad-Channel 8.5–13 Gbps Serial Link With a 5 Tap DFE and a 4 Tap Transmit FFE in 28 nm CMOSIEEE Journal of Solid-State Circuits, 2016
- A 25 Gb/s 5.8 mW CMOS EqualizerIEEE Journal of Solid-State Circuits, 2014
- An 8–16 Gb/s, 0.65–1.05 pJ/b, Voltage-Mode Transmitter With Analog Impedance Modulation Equalization and Sub-3 ns Power-State TransitioningIEEE Journal of Solid-State Circuits, 2014
- An Approximate Closed-Form Channel Model for Diverse Interconnect ApplicationsIEEE Transactions on Circuits and Systems I: Regular Papers, 2014
- Data Bus Inversion in High-Speed Memory ApplicationsIEEE Transactions on Circuits and Systems II: Express Briefs, 2009
- A T-Coil-Enhanced 8.5 Gb/s High-Swing SST Transmitter in 65 nm Bulk CMOS With $≪ -$16 dB Return Loss Over 10 GHz BandwidthIEEE Journal of Solid-State Circuits, 2008