Design of Three-valued Logic Based Adder and Multiplier Circuits using Pseudo N-type CNTFETs
Open Access
- 30 June 2023
- journal article
- research article
- Published by FOREX Publication in International Journal of Electrical and Electronics Research
- Vol. 11 (2) , 518-522
Abstract
This work presents a novel technique to develop the three-valued logic (TVL) circuit schematics for very large-scale integration (VLSI) applications. The TVL is better alternative technology over the two-valued logic because it provides decreased interconnect connections, fast computation speed and decreases the chip complexity. The TVL based complicated designs such as half-adder and multiplier circuits are designed utilizing the Pseudo N-type carbon nanotube field effect transistors (CNTFETs). The proposed TVL half adder multiplier schematics are developed in HSPICE tool. Additionally, the delay and circuit area for the half- adder and multiplier circuits are investigated and compared to the complementary circuits. The memory usage and CPU time for the proposed circuits are also analyzed. It is observed that the proposed circuit designs show the improved performance up to 43.03% on an average over the complementary designsKeywords
This publication has 21 references indexed in Scilit:
- High-Performance Ternary Adder Using CNTFETIEEE Transactions on Nanotechnology, 2017
- Low‐power consumption ternary full adder based on CNTFETIET Circuits, Devices & Systems, 2016
- Minimization of CNTFET Ternary Combinational Circuits Using Negation of Literals TechniqueArabian Journal for Science and Engineering, 2014
- Design and Evaluation of Multiple Valued Logic Gates Using Pseudo N-Type Carbon Nanotube FETsIEEE Transactions on Nanotechnology, 2014
- Design of a Ternary Memory Cell Using CNTFETsIEEE Transactions on Nanotechnology, 2012
- Design of Ternary Logic Combinational Circuits Based on Quantum Dot Gate FETsIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2012
- CNTFET-Based Design of Ternary Logic Gates and Arithmetic CircuitsIEEE Transactions on Nanotechnology, 2009
- A novel CNTFET-based ternary logic gate design2009
- A Compact SPICE Model for Carbon-Nanotube Field-Effect Transistors Including Nonidealities and Its Application—Part I: Model of the Intrinsic Channel RegionIEEE Transactions on Electron Devices, 2007
- A Compact SPICE Model for Carbon-Nanotube Field-Effect Transistors Including Nonidealities and Its Application—Part II: Full Device Model and Circuit Performance BenchmarkingIEEE Transactions on Electron Devices, 2007