A 1.6-GHz dual modulus prescaler using the extended true-single-phase-clock CMOS circuit technique (E-TSPC)

This publication has 9 references indexed in Scilit:

• A 1.6-GHz dual modulus prescaler using the extended true-single-phase-clock CMOS circuit technique (E-TSPC)
  IEEE Journal of Solid-State Circuits, 1999
• A 1.75-GHz/3-V dual-modulus divide-by-128/129 prescaler in 0.7-μm CMOS
  IEEE Journal of Solid-State Circuits, 1996
• A 1.2 GHz CMOS dual-modulus prescaler using new dynamic D-type flip-flops
  IEEE Journal of Solid-State Circuits, 1996
• Speed optimization of edge-triggered CMOS circuits for gigahertz single-phase clocks
  IEEE Journal of Solid-State Circuits, 1996
• A unified single-phase clocking scheme for VLSI systems
  IEEE Journal of Solid-State Circuits, 1990
• High-speed CMOS circuit technique
  IEEE Journal of Solid-State Circuits, 1989
• A true single-phase-clock dynamic CMOS circuit technique
  IEEE Journal of Solid-State Circuits, 1987
• NORA: a racefree dynamic CMOS technique for pipelined logic structures
  IEEE Journal of Solid-State Circuits, 1983
• High-speed compact circuits with CMOS
  IEEE Journal of Solid-State Circuits, 1982